

Appln No. 10/727,227
Amdt. Dated August 22, 2006
Response to Final Office Action of July 21, 2006

2

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Currently Amended) ~~An A printhead~~ integrated circuit incorporating microelectromechanical ~~inkjet nozzle~~ systems (MEMS), wherein the integrated circuit comprises a plurality of first and second reticle exposed areas in sequential arrangement, each first reticle exposed area having nozzle logic circuitry, and a plurality of each second reticle exposed areas-area having connection pads for connecting the nozzle logic circuitry to power and data.

wherein a first end of each first reticle exposed area is configured to interconnect with either a second end of an adjacent first reticle exposed area or a first end of an adjacent second reticle exposed area and the second end of each first reticle exposed area is configured to interconnect with either the first end of an adjacent first reticle exposed area or a second end of an adjacent second reticle exposed area.

2 - 19. (Cancelled).

20. (Previously Presented) An integrated circuit according to claim 1, wherein the plurality of first reticle exposed areas seals the integrated circuit.

21. (Previously Presented) An integrated circuit according to claim 1, wherein the plurality of first reticle exposed areas forms a feedback circuit.

22. (Previously Presented) An integrated circuit according to claim 1, wherein the integrated circuit includes a plurality of reticle exposed arrays each reticle exposed array comprising a plurality of first reticle exposed areas and a plurality of second reticle exposed areas.

23. (Previously Presented) An integrated circuit according to claim 22, wherein each reticle exposed array is positionally offset relative to bordering reticle exposed arrays.

Appln No. 10/727,227
Amdt. Dated August 22, 2006
Response to Final Office Action of July 21, 2006

3

24. (Previously Presented) An integrated circuit according to claim 1, wherein each first reticle exposed area and each second reticle exposed area has a maximum longitudinal length of 23 millimeters.